The Clipper processor: instruction set architecture and implementation

By W. Hollingsworth, H. Sachs, A. J. Smith

Communications of the ACM, Vol. 32 No. 2, Pages 200-219
10.1145/63342.63346

Intergraph's CLIPPER microprocessor is a high performance, three chip module that implements a new instruction set architecture designed for convenient programmability, broad functionality, and easy future expansion.

The full text of this article is premium content

0 Comments

No entries found

Purchase the Article

The Clipper processor: instruction set architecture and implementation

The full text of this article is premium content

0 Comments

Forgot your password?

Need Access?

Join the ACM

Subscribe to Communications of the ACM Magazine